發(fā)布時(shí)間：2018-04-18 10:26

  本文選題：基帶信號(hào)處理 + 并行計(jì)算��； 參考：《北京交通大學(xué)》2014年碩士論文

【摘要】：摘要：隨著移動(dòng)通信技術(shù)的突飛猛進(jìn),基于專門(mén)硬件實(shí)現(xiàn)的通信設(shè)備因其功能單一,出現(xiàn)了通信標(biāo)準(zhǔn)和系統(tǒng)之間不兼容以及升級(jí)困難等問(wèn)題。軟件無(wú)線電技術(shù)采用軟件實(shí)現(xiàn)無(wú)線通信算法,可以靈活的將不同的通信系統(tǒng)在一個(gè)通用的硬件平臺(tái)上實(shí)現(xiàn),但是傳統(tǒng)上的軟件無(wú)線電平臺(tái)是利用FPGA或DSP等可編程器件進(jìn)行高速信號(hào)處理,其開(kāi)發(fā)難度大,周期長(zhǎng)。近年來(lái),基于通用處理器(GPP)的軟件無(wú)線電平臺(tái)由于開(kāi)發(fā)難度低并且易于升級(jí)等特點(diǎn)為軟件無(wú)線電的發(fā)展提供新方向。但是,目前GPP并不是專為無(wú)線信號(hào)處理設(shè)計(jì),因此基于GPP的軟件無(wú)線電開(kāi)發(fā)很難滿足實(shí)時(shí)性需求。為此,本文采用計(jì)算機(jī)領(lǐng)域中高性能計(jì)算技術(shù),基于多核處理器和圖形處理器的并行處理技術(shù)來(lái)加速通信系統(tǒng)中典型基帶信號(hào)的處理速度。這樣可以從根本上突破計(jì)算瓶頸,使基于GPP的軟件無(wú)線電平臺(tái)開(kāi)發(fā)繼續(xù)向前邁進(jìn)了一步。 本文依托國(guó)家科技重大專項(xiàng)三,基于TD-LTE的高速鐵路寬帶通信的關(guān)鍵技術(shù)研究與應(yīng)用驗(yàn)證,展開(kāi)了對(duì)LTE系統(tǒng)中典型基帶算法進(jìn)行并行處理研究,并設(shè)計(jì)實(shí)現(xiàn)基于多核平臺(tái)和GPU平臺(tái)的并行通信算法。 論文的主要工作可以歸納為以下幾個(gè)方面： 第一,針對(duì)MATLAB仿真平臺(tái)仿真速度慢的問(wèn)題,本文提出基于IT++軟件平臺(tái)進(jìn)行通信系統(tǒng)的建模、分析和設(shè)計(jì)。并成功搭建基于IT++軟件開(kāi)發(fā)平臺(tái)的LTE下行鏈路仿真平臺(tái),分析查找LTE系統(tǒng)中耗時(shí)基帶算法。 第二,以4核心CPU為硬件平臺(tái)、Microsoft Visual Studio2010為軟件環(huán)境,使用C語(yǔ)言搭建基于OpenMP共享存儲(chǔ)模型和基于Win32API的多核并行處理技術(shù)的并行計(jì)算開(kāi)發(fā)平臺(tái)。 第三,在搭建的并行計(jì)算平臺(tái)上面分別設(shè)計(jì)實(shí)現(xiàn)多核并行FFT算法,多核并行Vitebi譯碼算法,并對(duì)性能指標(biāo)加速比進(jìn)行測(cè)試分析,最終加速比接近4。 第四,以Gtx660為硬件開(kāi)發(fā)平臺(tái),搭建基于CUDA的GPU并行計(jì)算平臺(tái),并以Fourier矩陣乘法的方法設(shè)計(jì)特定需求下的多線程IDFT算法,最終加速增益在187倍左右。
[Abstract]:Absrtact: with the rapid development of mobile communication technology, the communication equipment based on special hardware has many problems, such as the single function, the incompatibility between communication standards and systems, and the difficulty of upgrading.Software radio technology uses software to implement wireless communication algorithms, which can flexibly implement different communication systems on a common hardware platform.However, the traditional software radio platform uses FPGA or DSP to process high speed signal, which is difficult to develop and has a long period.In recent years, the software radio platform based on GPP provides a new direction for the development of software radio because of its low difficulty and easy upgrade.However, at present, GPP is not specially designed for wireless signal processing, so the development of software radio based on GPP is difficult to meet the requirement of real time.Therefore, in this paper, the high performance computing technology in the field of computer and parallel processing technology based on multi-core processor and graphics processor are adopted to accelerate the processing speed of typical baseband signal in communication system.In this way, the computing bottleneck can be fundamentally broken, and the development of software radio platform based on GPP is further advanced.Based on the research and application verification of the key technology of high-speed railway broadband communication based on TD-LTE, this paper carries out parallel processing of typical baseband algorithm in LTE system.The parallel communication algorithm based on multi-core platform and GPU platform is designed and implemented.The main work of this paper can be summarized as follows:First, aiming at the slow simulation speed of MATLAB simulation platform, this paper proposes a communication system modeling, analysis and design based on IT software platform.The LTE downlink simulation platform based on IT software development platform is successfully built, and the time-consuming baseband algorithm in the LTE system is analyzed.Secondly, using 4 core CPU as hardware platform and Microsoft Visual Studio2010 as software environment, C language is used to build parallel computing development platform based on OpenMP shared storage model and multi-core parallel processing technology based on Win32API.Thirdly, the multi-core parallel FFT algorithm and the multi-core parallel Vitebi decoding algorithm are designed and implemented on the parallel computing platform, and the speedup of the performance index is tested and analyzed, and the final speedup is close to 4.Fourthly, using Gtx660 as hardware development platform, the GPU parallel computing platform based on CUDA is built, and the multithreaded IDFT algorithm is designed by Fourier matrix multiplication method. Finally, the acceleration gain is about 187 times.
【學(xué)位授予單位】：北京交通大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2014
【分類(lèi)號(hào)】：TN929.5

【參考文獻(xiàn)】

相關(guān)期刊論文 前6條

1 彭軍超;金文標(biāo);錢(qián)鷹;周強(qiáng);;一種基于多核平臺(tái)優(yōu)化的網(wǎng)格模型簡(jiǎn)化的方法[J];重慶郵電大學(xué)學(xué)報(bào)(自然科學(xué)版);2010年04期

2 何軍;王飆;;多核處理器的結(jié)構(gòu)設(shè)計(jì)研究[J];計(jì)算機(jī)工程;2007年16期

3 陳天洲;曹捷;王靖淇;;《多核程序設(shè)計(jì)》概述[J];計(jì)算機(jī)教育;2007年13期

4 曾國(guó)蓀,263.net,陸鑫達(dá);異構(gòu)計(jì)算中的負(fù)載共享[J];軟件學(xué)報(bào);2000年04期

5 曹折波;李青;;多核處理器并行編程模型的研究與設(shè)計(jì)[J];計(jì)算機(jī)工程與設(shè)計(jì);2010年13期

6 沈嘉;;3GPP LTE核心技術(shù)及標(biāo)準(zhǔn)化進(jìn)展[J];移動(dòng)通信;2006年04期

，

本文編號(hào)：1767967