發(fā)布時(shí)間：2018-06-14 00:09

  本文選題：微處理器體系結(jié)構(gòu) + 多核處理器　； 參考：《北京郵電大學(xué)》2012年碩士論文

【摘要】：計(jì)算機(jī)系統(tǒng)模擬對(duì)于現(xiàn)代計(jì)算機(jī)系統(tǒng)的設(shè)計(jì)十分重要,尤其是在處理器設(shè)計(jì)領(lǐng)域。在目標(biāo)體系結(jié)構(gòu)的邏輯設(shè)計(jì)和電路設(shè)計(jì)之前,通過對(duì)目標(biāo)體系結(jié)構(gòu)進(jìn)行系統(tǒng)模擬,設(shè)計(jì)者不僅可以初步的評(píng)測(cè)目標(biāo)系統(tǒng)的性能,判斷系統(tǒng)性能是否達(dá)到設(shè)計(jì)上的要求,而且還可以針對(duì)設(shè)計(jì)的關(guān)鍵要求選擇有針對(duì)性的方案。 本文詳細(xì)闡述了數(shù)據(jù)流多核模擬器的設(shè)計(jì)與實(shí)現(xiàn)。該模擬器為基線模型,采用執(zhí)行驅(qū)動(dòng)技術(shù),可運(yùn)行用戶級(jí)應(yīng)用程序,具有軟件結(jié)構(gòu)模塊化、參數(shù)可配置、數(shù)據(jù)統(tǒng)計(jì)功能全面等特點(diǎn)。 首先根據(jù)數(shù)據(jù)流多核模擬器的設(shè)計(jì)目的和需求分析,選擇了模擬技術(shù)方案,然后描述了模擬器的總體結(jié)構(gòu)和功能模塊劃分,接下來分兩個(gè)方面論述了模擬器的設(shè)計(jì)與實(shí)現(xiàn)： (1)指令集仿真。該部分主要介紹了指令的定義與解碼和系統(tǒng)調(diào)用處理。其中,系統(tǒng)調(diào)用的實(shí)現(xiàn)方式采用宿主機(jī)代理。 (2)數(shù)據(jù)流多核模擬器功能模塊的設(shè)計(jì)與實(shí)現(xiàn)。該部分主要討論了模擬器總體設(shè)計(jì)思想、模塊劃分和模擬技術(shù)方案選擇。模擬器一共包含6個(gè)模塊,分別為執(zhí)行區(qū)模塊、互聯(lián)網(wǎng)絡(luò)模塊、存儲(chǔ)器模塊、消息模塊、輔助功能模塊和模擬器模塊。 本文最后對(duì)模擬器的正確性進(jìn)行了測(cè)試和數(shù)據(jù)分析。
[Abstract]:Computer system simulation is very important to the design of modern computer system, especially in the field of processor design. Before the logical design and circuit design of the target architecture, the designer can not only evaluate the performance of the target system, but also judge the performance of the system, and judge the performance of the system. In addition, we can also select targeted solutions for key design requirements.
In this paper, the design and implementation of a data flow multi core simulator are described in detail. The simulator is a baseline model, uses execution drive technology, and can run user level applications. It has the characteristics of modularization of software structure, configuration of parameters, and comprehensive data statistics function.
Firstly, based on the design purpose and requirement analysis of the data flow multi core simulator, the simulation technology scheme is selected. Then the overall structure and function module division of the simulator are described. Then the design and implementation of the simulator are discussed in two aspects.
(1) instruction set simulation. This part mainly introduces the definition and decoding of instructions, and the processing of system calls, in which the system calls are implemented by host agent.
(2) the design and implementation of the function module of the data flow multi core simulator. This part mainly discusses the overall design idea of the simulator, the module division and the selection of the simulation technical scheme. The simulator contains 6 modules, which are the executive area module, the interconnected network module, the memory module, the message module, the auxiliary function module and the simulator module.
Finally, the correctness of the simulator is tested and analyzed.
【學(xué)位授予單位】：北京郵電大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2012
【分類號(hào)】：TP368.12;TP391.9

【參考文獻(xiàn)】

相關(guān)期刊論文 前1條

1 吉利久;SoC的技術(shù)支持及嵌入式系統(tǒng)設(shè)計(jì)[J];單片機(jī)與嵌入式系統(tǒng)應(yīng)用;2001年10期

，

本文編號(hào)：2016119