中国韩国日本在线观看免费,A级尤物一区,日韩精品一二三区无码,欧美日韩少妇色

當(dāng)前位置:主頁 > 科技論文 > 電子信息論文 >

一種S波段跳頻源的設(shè)計

發(fā)布時間:2019-05-16 16:53
【摘要】:為某項目設(shè)計一款頻率在2 GHz~3 GHz寬帶跳頻源,頻率間隔為1 MHz,跳頻點數(shù)為1 001點。該跳頻源要求相位噪聲小于-100 dBc@1 kHz,雜散優(yōu)于60 dB。分析指標(biāo)和軟件仿真計算,采用HITTITE公司的HMC830鎖相芯片來實現(xiàn)該設(shè)計方案。采用HITTITE公司的PLL仿真設(shè)計軟件對環(huán)路濾波器進行優(yōu)化設(shè)計后應(yīng)用到實際電路中,使得該芯片在-55℃到+85℃均可穩(wěn)定工作。通過外接串口通信控制模塊,實現(xiàn)頻率的跳變。最終該設(shè)計的實物測試相位噪聲、雜散指標(biāo)均優(yōu)于目標(biāo)值。測試得到該頻率源相位噪聲可達到-100 dBc/Hz@1 kHz,雜散指標(biāo)能夠達到-70 dB,具有工程應(yīng)用價值
[Abstract]:For a project, a wideband frequency hopping source with a frequency of 2 GHz to 3 GHz is designed, with a frequency interval of 1 MHz and a frequency hopping number of 1 001. The frequency-hopping source requires that the phase noise be less than -100 dBc@1 kHz and the spur is better than 60 dB. The design scheme is realized by using the HMC830 phase-lock chip of the HITTITE company based on the analysis index and the software simulation calculation. The design of the loop filter by the PLL simulation design software of HITTITE is applied to the real circuit, so that the chip can work stably at -55 鈩,

本文編號:2478422

資料下載
論文發(fā)表

本文鏈接:http://www.lk138.cn/kejilunwen/dianzigongchenglunwen/2478422.html


Copyright(c)文論論文網(wǎng)All Rights Reserved | 網(wǎng)站地圖 |

版權(quán)申明:資料由用戶fe6a4***提供,本站僅收錄摘要或目錄,作者需要刪除請E-mail郵箱bigeng88@qq.com