基于VHDL的數(shù)字SoC設(shè)計(jì)與驗(yàn)證的全面自動化實(shí)現(xiàn)
[Abstract]:Guided by Moore's Law, the semiconductor industry is developing with each passing day. IP reuse technology makes the on-chip integration function increase rapidly, and the complexity of on-chip structure, represented by SoC, increases continuously. It brings great challenges to the design and verification of digital IC front end. In order to ensure the time to market, the product development cycle is getting shorter and shorter. It is common for many projects to be carried out at the same time or running in water. Design engineers and verification engineers are faced with great pressure and test. In order to improve the efficiency and quality of design and verification, automatic generation is a feasible means to be adopted. Therefore, this paper proposes to use reusable automated scripts and tools as a solution. Based on the project of my internship company, this paper introduces the function of the system control unit on SoC, and introduces the core function of the system control unit-reset management. For the design work, because of the strong regularity of reset management, the condition of automatic generation is satisfied. Therefore, a generic reset model can be generated using scripts. In addition, it also introduces how to use script tools to generate the hierarchy of sub-modules and generate register modules. For the verification work, the test platform must be built for any module or IP to simulate the function. In order to save the time for the verification engineer to build the test platform, we use scripts to automate the generation of the test platform. Test cases are specific forms of implementation of validation goals, including input incentives and output validation. The reset module accepts multiple reset sources and outputs more than 100 reset signals. To cover all scenarios the writing of test cases is very complicated so we also use scripts to automatically generate them. Finally, in order to verify the correctness of the automation code, this paper uses functional simulation based on test platform and test cases, and does not rely on incentive to ensure that the code functions meet the requirements by the means of differentiation. At present, the automatic generation technology used in this paper has been very mature and stable. Engineers can reuse Perl scripts across multiple projects with minimal tweaks.
【學(xué)位授予單位】:西安電子科技大學(xué)
【學(xué)位級別】:碩士
【學(xué)位授予年份】:2016
【分類號】:TN402
【相似文獻(xiàn)】
相關(guān)期刊論文 前10條
1 褚鵬,李建華;OLE Automation技術(shù)在文書自動化生成系統(tǒng)中的應(yīng)用[J];電腦學(xué)習(xí);2003年01期
2 白海波;;試卷自動化生成研究[J];科技經(jīng)濟(jì)市場;2007年04期
3 尹紹宏;李敏;;本體進(jìn)化需求自動化生成模型的構(gòu)建與實(shí)現(xiàn)[J];計(jì)算機(jī)科學(xué);2013年01期
4 徐寶林;;自動化生成客觀題考試界面的解決方案[J];現(xiàn)代計(jì)算機(jī)(專業(yè)版);2010年06期
5 王朝暉;王海鷹;秦奮;;三維虛擬城市自動化生成方法研究[J];地域研究與開發(fā);2008年02期
6 李凌露;;VC++開發(fā)文檔自動化生成系統(tǒng)[J];中國電力教育;2007年S3期
7 孫偉;;縣級電力調(diào)度命令票自動化生成系統(tǒng)研究[J];微計(jì)算機(jī)信息;2006年18期
8 尹東杰;;國家強(qiáng)檢數(shù)據(jù)庫上傳文件的自動化生成與數(shù)據(jù)處理[J];計(jì)量與測試技術(shù);2013年08期
9 徐長梅;;基于數(shù)據(jù)驅(qū)動操作模式的J2EE應(yīng)用自動化生成方法[J];長沙大學(xué)學(xué)報(bào);2006年05期
10 ;[J];;年期
相關(guān)會議論文 前1條
1 王穎;劉國華;;基于語義的關(guān)系數(shù)據(jù)XML視圖自動化生成[A];第二十二屆中國數(shù)據(jù)庫學(xué)術(shù)會議論文集(技術(shù)報(bào)告篇)[C];2005年
相關(guān)碩士學(xué)位論文 前3條
1 王軍;臨床試驗(yàn)中遞交CDISC數(shù)據(jù)自動化生成系統(tǒng)研究[D];復(fù)旦大學(xué);2013年
2 王曉耕;基于VHDL的數(shù)字SoC設(shè)計(jì)與驗(yàn)證的全面自動化實(shí)現(xiàn)[D];西安電子科技大學(xué);2016年
3 孫建峰;圖紙自動化生成系統(tǒng)的設(shè)計(jì)與實(shí)現(xiàn)[D];江蘇大學(xué);2007年
,本文編號:2382662
本文鏈接:http://www.lk138.cn/kejilunwen/dianzigongchenglunwen/2382662.html