應用定制可重構流水線的動態(tài)存儲管理
發(fā)布時間:2018-07-16 18:47
【摘要】:可重構體系結構因為豐富的硬件資源和可重構互連網絡,可以提供接近專用集成電路的性能和接近通用處理器的靈活性.首先介紹了一種面向領域應用的應用定制可重構流水線體系結構,可帶來計算性能的顯著提升;其次介紹了面向應用定制可重構流水線的存儲管理方法,存儲問題對可重構體系結構性能發(fā)揮至關重要.該方法基于配置信息動態(tài)管理數據輸入、地址計算與訪存操作分離,可以實現多種尋址方式,使在硬件上運行的硬件流水線高效流動.實驗證明,相對于設置專用訪存單元的可重構系統(tǒng),節(jié)省了計算資源同時保證了流水線效率.
[Abstract]:Because of the abundant hardware resources and reconfigurable interconnection network, the reconfigurable architecture can provide close to the performance of ASIC and the flexibility of universal processor. Firstly, a domain oriented application customization reconfigurable pipeline architecture is introduced, which can significantly improve computing performance. Secondly, the storage management method for application customization reconfigurable pipeline is introduced. Storage problems are critical to the performance of reconfigurable architectures. This method is based on configuration information dynamic management data input, address calculation and memory access operation separation, can achieve a variety of addressing methods, so that the hardware running on the hardware pipeline efficient flow. Experiments show that compared with the reconfigurable system with special memory access unit, the computational resources are saved and the pipeline efficiency is guaranteed.
【作者單位】: 國防科學技術大學計算機學院;
【基金】:國家自然科學基金面上項目(61076020)
【分類號】:TP333
本文編號:2127303
[Abstract]:Because of the abundant hardware resources and reconfigurable interconnection network, the reconfigurable architecture can provide close to the performance of ASIC and the flexibility of universal processor. Firstly, a domain oriented application customization reconfigurable pipeline architecture is introduced, which can significantly improve computing performance. Secondly, the storage management method for application customization reconfigurable pipeline is introduced. Storage problems are critical to the performance of reconfigurable architectures. This method is based on configuration information dynamic management data input, address calculation and memory access operation separation, can achieve a variety of addressing methods, so that the hardware running on the hardware pipeline efficient flow. Experiments show that compared with the reconfigurable system with special memory access unit, the computational resources are saved and the pipeline efficiency is guaranteed.
【作者單位】: 國防科學技術大學計算機學院;
【基金】:國家自然科學基金面上項目(61076020)
【分類號】:TP333
【相似文獻】
相關期刊論文 前3條
1 賴兆磬;潘明;許勇;張輝;;嵌入式五級流水線CPU核的設計與實現[J];微計算機信息;2008年29期
2 何虎,孫義和;面向寄存器的流水線處理器建模及驗證方法[J];半導體學報;2003年01期
3 ;[J];;年期
相關重要報紙文章 前1條
1 MIPS科技公司工程總監(jiān) VidyaRajagopalan;MIPS:性能與面積完美結合[N];中國計算機報;2007年
相關碩士學位論文 前1條
1 王英茂;基于流水線處理的RISC微控制器軟核的設計[D];中南大學;2007年
,本文編號:2127303
本文鏈接:http://www.lk138.cn/kejilunwen/jisuanjikexuelunwen/2127303.html